# define CPUID1D_SSE2 (1u << 26)
# define CPUID1D_FXSR (1u << 24)
# define CPUID1C_AESNI (1u << 25)
+# define CPUID1C_RDRAND (1u << 30)
struct cpuid { unsigned a, b, c, d; };
#define CAP__SWITCH(type, ubranch, slot) \
case type: probed.slot = a->value.ubranch; break;
WANTAUX(CAP__SWITCH)
+ case AT_NULL: goto clean;
}
}
CASE_CPUFEAT(X86_AESNI, "x86:aesni",
xmm_registers_available_p() &&
cpuid_features_p(CPUID1D_SSE2, CPUID1C_AESNI));
+ CASE_CPUFEAT(X86_RDRAND, "x86:rdrand",
+ cpuid_features_p(0, CPUID1C_RDRAND));
#endif
#ifdef CAPMAP
# define FEATP__CASE(feat, tok) \
- CASE_CPUFEAT(feat, tok, get_hwcaps & HF_##feat)
+ CASE_CPUFEAT(feat, tok, get_hwcaps() & HF_##feat)
CAPMAP(FEATP__CASE)
#undef FEATP__CASE
#endif